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ABSTRACT
The goal of this research is to define and
develop a computer graphics display controller that
win provide a high performance to cost ratio by
emp loying state-of-the-art compianents and techniques.
This report briefly defines the phrase

11

computer

display system" and the related technologies.
~equirements

graphics ~

The system

for a target display controller are developed

and their hardware implications are presented.

An archi-

tectural overview precedes a detailed explanation of all
functional areas of the target system.

This includes an

overview of the VLSI graphic figure generator, which is the
heart of the target system.

Finally, the concept of hardware

independent graphic software is presented.
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INTRODUCTION
This paper deals with the generation and
display of graphic figures on raster scan display
systems.

The goal of this research project was to

develop a state-of-the-art, low cost graphics display
controller.

The basic principles of computer generated

graphics systems are presented along with the goals of
this project in Chapter l.

In Chapter 2, an archi-

tectural overview and a detailed functional description
of the project's target system are given.

The software

aspects of computer generated graphics are examined in
Chapter 3, and Chapter 4 presents the project
conclusions.

CHAPTER I
GRAPHIC BASICS AND PROJECT GOALS
Graphic System Def·nition
The process of generating geometric figures

and alphanumerical text by a sequence of computer
calculations is loosely referred to as computer
graphics.

The area of computer graphics is one of the

fastest growing market segments of the rapidly expanding computer field.

The accelerating evolution of

computer graphics is a result of major advances in
semiconductor techno ogy and the development of highly
structured, transportable software.
Graphics display systems typically consist of
four main components:
l .

A host computer

2.

A graphics display control 11er

3.

A display device

4.

A graphics software package

This report is focused on the design of a graphiC 'S

display controller.

Generally included in this

function are the tasks of transforming basic descriptive
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commands into digital graphic

representations~

processing those digital images for display, and
generating all required control and video signals.
Also, the close relationship of graphics display
hardware and software is examined.

Relevant Technologies
A graphics display system may follow one of two
major architectural paths.

One approach is to combine

a relatively simple display refresh memory/display
controller hardware system with a high performance
general purpose computer system executing very sophisticated software.

In this approach, all calculations

and image generation is performed by software and the
pixel level information is down loaded into the display
refresh memory.

The display controller would only be

responsible for reading the digital images out of display refresh memory and generating the required video
signals.

The alternate path is to remove the pixel by

pixel calculations from the general purpose computer
and prov1de special dedicated hardware processing ;n
the display controller.

By taking the latter approach,

the performance requirements of the general purpose
computer can be greatly reduced as the special,
repetitive pixel by pixel calculations ar.e efficiently
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handled by hardware.

A simplified block diagram of

system functions is presented in Figure 1.
Graphic display systems may also be categorized
by the type of display system they employ.

Today, four

main technologies are used: stroke writing (vector),
plasma~

storage tube, and raster scan.

The high degree

of development in the field of CRT's and their related
electronic {deflection) technologies, combined with the
high ly ordered pixel by pixel processing techniques,
have caused raster scan to become the dominant technology.

The controller being considered in this paper

is of the raster scan type.

A basic characteristic of

raster scan systems is that every display element
(normally referred to as a pixel) must be refreshed
every frame time which normally varies from 16 to 33
milliseconds.

The resolution of the display is deter-

mined by the number of pixels per frame.

A typical

medium resolution display could be made up of 512
pixels per scan line with 512 scan lines per frame.
Another important characteristic is that the display
refresh memory (or more simply, the display memory)
must contain at least one bit for each pixel location;
this requires relatively large memories since typical
systems range from 262,144 to 1,048,576 display pixels

GRAPHICS
SOFTWARE

COMPUTER

PURPOSE

GENERAL

I

Figure 1.
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I
I
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Typical graphics display system.

L- - ______ _J

~

I

-

ID I SPLAY

r-------1

GRAPHICS DISPLAY CONTROLLER

~

MONITOR

<Ji

6

with from 4 to 24 bits per pixel (128 Kbytes to
3 Megabyte of display refresh memory).

Development of Project Goals
The goal of this research project is to

develop a commercially desirable graphics display
controller with a high performance to cost ratio.
Normally considered as the minimal resolution is 4
bits per pixel and the ability to support up to a 512
by 512 display format.

To be competitive from the

standpo nt of the state-of-the-art performance, the

graphics display controller will have to contain a
dedicated pixel processor to aid in graphic figure
generation.

From the standpoint of user acceptability,

it must provide easy interface to common microprocessors
and standard CRT monitors.

To obtain a minimal cost

factor, LSI and VLSI components must be employed and
all circuitry should f i t on a single, reasonably sized

circuit board.
istics.

Refer to Table 1 for target character-
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TABLE I

TARGET CONTROLLER CHARACTERISTICS

*

Programmable Display format

*

Support Display formats up to 262,144 pixels

*

Four bits per pixel color/intensity resolution

*

Support RGB Color and B&W standard monitors

*

Dynamically programmable color lookup table

*

Hardware b ink capability with single pixel
resolution

*

Hardware, Zoom and Pan capability

*

Hardware graphic figure processor

*

CPU independent

*

Single board

*

Direct CPU to Display Memory Access

CHAPTER II
HARDWARE DESCRIPTION
Architectural Overview
The target graphics display controller, to be
referred to as the TGDC, is a programmable hardware
function capable of generating graphic characters and
figures for display on raster scan CRT video monitors.
Figure 2 provides a functional block diagram of the

TGDC.

The major TGDC functions are a Graphic Figure

Generator, a one megabit Display Refresh Memory, and
circuitry to generate red, green, and blue (RGB) video
and all

required control signals.
The TGDC is configured to interface with any

CPU capable of supplying eight parallel I/0 data lines
and eight parallel address lines.

In addition, a

directly compatible Intel* Multibus* interface is
provided for direct CPU access to the Display Refresh
Memory.

The Graphic Figure Generator, the Zoom Control

register, the Color Lookup Table, and the Memory Control
register are directly CPU programmable via the eight bit

parallel 1/0 interface.
Intel* and Multibus* are registered trademarks
of the Intel Corporation.

UNIVERSAL
1/0 I~TER

ZOOM

GFG

I

MULTI BUS

MULTIBUS INTERFACE
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CNTL

DATA PATH
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ADRS

R

B

Figure 2. Functional block diagram of the TGDC.
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Under program control the Graphics Figure
Generator can generate graphic text and figures and
load them into the Display Refresh Memory.

The Display

Refresh Memory is configured as four single bit memory
planes each with 262,144 locations.

The letters R, G,

B and E are assigned to identify each of the four
memory planes.

The Plane Control Register allows mult-

iple plane writing.

The E Plane may be jumpered on

board to provide a hardware blinking attribute.

The

video generation is performed by reading one 16 bit
(pixel) word out of each of the four memory planes and
parallel loading them into four 16 bit shift registers.
The output of the shift registers provides a four bit
address to access the Color Look Up Table.

The Color

look Up Table provides three, four bit values to the
three Digital to Analog Convertors which generate the
red, green, and blue video outputs which can be used
to drive a standard monitor.

The TGDC is implemented

on a single Intel SBC format circuit board.
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Functional Description
The TGDC can be divided into nine major
functional areas:
1.
2.

3.
4.
5.
6.
7.
8.
9.

Host Interface
Zoom Control
Page Control
Plane Control
Display Refresh Control
Address Path Control
Data Path Control
Video Control
Graphic Figure Generator

Each of these functional areas will be discussed in the

following paragraphs.
The TGDC provides two alternate interfaces to
the host system.

One of the interfaces is configured

to be host independent.

This universal interface is

configured as eight address lines and eight input/
output (I/0} data lines.

The address lines could be

connected to the host system's 1/0 address bus or simply
an eight bit I/0 port.

The only control lines required

are an 1/0 Read and I/0 Write, which could be provided
by

actual host system control lines or two additional

programmable I/O port lines.
The second interface is configured to be Intel
Multibus compatible.

The Multibus interface provides

host access to all of the TGDC control functionss and,
in addit1on 9 provides direct host access to the Display
Memory.

The Multibus interface is compatible with both

l2

8 and 16 bit host systems.

The control function's 1/0

addresses are jumper programmable to avoid possible
contention problems in the host system's 1/0 address
space.

Similarly, the Display Memory may be mapped as

an 8 or 16 Kbyte page or a contiguous 128 Kbyte segment
in the host system's memory address space.

The direct

Display Memory access path is provided to allow rapid
down loading of precompiled display scenes.

Refer to

Figure 3 for typical I/O space address assignment and
to Figure 4 for typical memory address space assignment.
The Zoom Control register, the Page Control

register~

and the Plane Control register are programmed by the
host as 1/0 ports.

Refer to Figure 3 for complete

H/W - S/W interface definition.
The

Zoom

Control register in conJunction with

the Graphic Figure Generator {GFG) Zoom control function
enables the display to be magnified during display by a
factor of one to sixteen.

This is accomplished by

dividing the pixel shift rate by a factor of one to
sixteen to achieve horizontal zoom, and by displaying
the same scan line from one to sixteen times to achieve
vertical zoom.

Refer to Figure 5 for typical zoom

display effect.
The Page Control function provides a method for
mapping the Display Memory into the host system's
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64 KBYTE MEMORY SPACE
0

8 KBYTE (OR 16 KBYTE} PAGES
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HOST SYSTEM MEMORY
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Figure 4.

Memory address space assignment.
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Typical display zoom effec:t.
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memory address space.

The 128 Kbytes of Display

Memory can be divided into eight 16 Kbyte pages or
sixteen B Kbyte pages.

The desired section of Display

Memory can be accessed by the host by loading the
corresponding page number into the Page Control
register.

The selected page is thereby mapped into

the upper 8 Kbytes or 16 Kbytes of a 64 Kbyte host
memory address space depending on the page size.
feature allows

This

cpu•s which can directly access only 64

Kbytes (a common characteristic of 8 bit microprocessors)
of memory to access the full 128 Kbyte Display Memory.
For systems capable of directly accessing up to 1
Megabyte of

memory~

the page function may be deactivated

and the entire 128 Kbytes of Display Memory can be
mapped into any one of the eight 128 Kbyte memory
segments.
The Plane Control function allows the GFG or
the host to write into more than one of the four memory
planes which make up the

Displ~y

Memory at the same time.

This effectively allows the host system to draw or down
load objects in Display Memory with any combination color
and intensity in a single command sequence.
The Display Refresh Memory, which is more often
simply referred to as the Display Memory, contains
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1,048,576 bits (128 Kbytes) of memory.

The memory is

configured into four memory planes each containing
262,144 bits of memory.

Each pixel location on the

display frame corresponds to one bit in each of the
four memory planes; therefore, together the four
memory planes contain four bits of information about
each pixel.

The Display Memory is viewed in two

different ways.

During accesses to write into memory,

the Display Memory is viewed as a single plane con-

figured as 16,384 words of sixteen bits each (both the
host and the GFG see only one memory space which all
four planes occupy in parallel).

The Plane Control

register allows the host system to control which of

the four actual memory planes are written into.
to Figure 6 for Display Memory Configuration.

Refer
During

accesses to read the Display Memory, i t is viewed as
one contiguous 64 Kword (128 Kbyte) memory with each
of the four planes occupying its own un que 16 Kword

(32 Kbyte) segment.

During display refresh, the Video

Control function must be fed one set (one pixel from
each of the four planes} of pixel information every
pixel time.

The TGDC pixel rate is lOOnS.

The TGDC

requirements on physical size and cost dictate the use
of very dense dynamic rams: 64 Kbit rams represent the
state-of-the-art today.

In order to satisfy the lOOnS

18

pixel data rate, the Display Memory is accessed by
words every l.6µS, and the output is fed into parallel

to serial converters which have lOOnS shift rates.

One

parallel to serial converter is provided for each of
the four planes.

Normal accessing techniques would

requ1re four memories of 16 Kwords by 16 bits each
(4 X 16

=

64 16 Kbit memories).

By using page mode

addressing techniques, the four 16 Kword planes can be
mapped into only s·xteen 64 Kbit memories.
display word time (l.6µS)

During one

one word from each of the

four planes is sequencially read out of Display Memory
and loaded into its respective parallel to serial converter.

The skew in the four serial data streams is

corrected by delay reg sters so as to provide four
parallel bits of information per pixel to the Video
Control section.

The Display Memory is implemented

with 64 Kbit dynamic rams.

The ram refresh task is

handled by the GFG during the horizontal retrace time.
The Address Path Control, APC, allows either
the GFG or the Multibus interface to address the
Display Memory.

During any GFG or Multibus access, all

four planes of the Display Memory are accessed.

The

APC determines from the selected address source which
plane is desired and outputs only that plane or writes
into each plane specified by the Plane Control register.

19
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Fi gure 6.
1

Display memory configuration.
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The APC also multiplexes the selected sixteen address
lines into eight lines as required by the memory IC's.
The Data Path Control,

DPC~

function directs

the flow of data between the Display Memory and the GFG
or the Multibus Interface.

The DPC supports byte or

word transfers and both 8 and 16 bit Multibus systems.
Also included in this function are the four parallel
to serial converters.
The Video Control, VC, function is responsible
for converting digital pixel information into analog
video and for generating the composite video sync
signal.
Figure 7.

A functional diagram of the VC is given by
The one bit of digital pixel information

output from each of the four Display Memory plane's
parallel to serial converters are combined to provide

a four bit address (pixel code) to address the Color
Look Up (CLU} table.

The Color Look Up table consists

of three 16 word by 4 bit high speed static rams.
During display refresh, the four bit pixel code is
used to address each of the rams.

Each four bit ram

output represents an intensity value which is used to
control a d1gital to analog converter (DAC}.

One DAC

is provided for each of the three colors: Red, Green,
and Blue.

This CLU table arrangement allows up to 16

unique color/intensity values to be displayed at the

VERT SYNC

HORZ SYNC

PIXEL RATE CLK
BLANK
Figure 7. Video control function.

COMPOS IT SYNC

BLUE
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same time out of a total of 4096 possible color/
intensity values.
of resolution.

The DAC's employed have eight bits

When the system is used to drive a

monochrome (black and white) display, two CLU table
rams can be used to provide eight bits of intensity
information to one DAC by simply changing board
jumpers.

This arrangement allows up to 16 gray shade

values to be displayed out of a possible range of 256
values.

The Color look Up table is initialized via the

eight bit I/0 interface.

Each word of each of the three

rams is mapped into the I/0 space as an unique 1/0
address.

Refer to Figure 8 for a typical CLU table

initial ·zation pattern.

By changing board jumpers, the E memory plane
can be made to control the hardware blink function.

This function provides the TGDC with a pixel level
blinking attribute.

When activated, the function will

blink all display pixels which have their corresponding
bit in the E plane set to a logic one at a one-half
hertz rate.
The Graphic Figure Generator, GFG, is the heart
of the TGDC.

It is accessible to the host system via

the eight bit I/0 interface.

The GFG generates control

signals for DPC, APC, VC, and Display Memory.

At the
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heart of the GfG is a VLSI GOC (graphics display
controller}~

the NEC µP7220.

GDC Description
The Graphics Display

Controller~

GDC~

is a

monolithic VLSI IC specifically designed to be the
heart of high performance raster scan graphics display

The GDC is manufactured by Nippon Electric

systems.

Company of Japan and is formally designated the µP7220.

The GDC was sampled in very limited quantities in late
1981 with full production scheduled for late 1982.

No

other commercially available IC includes all of the
features found in the GDC.

The feature which makes

the GDC truly represent the state-of-the-art is its
graphics drawing processor which will be described
later.

The GDC is intended to work with any general

purpose microprocessor to provide a highly efficient
system by providing a dedicated hardware graphics
processor.
· The GDC can be divided into functional blocks
which are controlled by an internal command processor
and are connected by an eight bit internal data bus.
Refer to Figure 9 for a block diagram of the GDC.

GDC is controlled by the host microprocessor via an
eight bit bi-directional interface.

An eight bit
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status register is provided to coordinate transfers.
The GDC is assigned to two locations in the host
system's I/0 space;

one address for command transfers

and one address for parameter and status transfers.

A

sixteen byte command and parameter FIFO is provided to
increase GDC performance.

The Command Processor

accepts command bytes from the FIFO and routes parameter bytes to their re ated functions.
The GOC instruction set consists of eighteen
commands.

Each single byte command is followed by a

varying number of parameter bytes.

The command set

can be log·cally divided into four groups: video
control, display control, drawing control, and data
tra~sfer

commands.

Refer to Table 2 for a complete

list of commands.
The GDC draws graphics figures into Display
Memory at a rate of one pixel per memory cycle.

All

modifications to the Display Memory are performed by a
four clock period read-modify-write cycle.

The TGDC

clock period 1s 800nS which produces a pixel drawing
rate of one pixel per 3.2µS.

When drawing a graphics

figure, the drawing processor must calculate the value
and position of each pixel required for that f1gure.
The drawing processor must be initial1zed by the FIGS
command and its associated parameter bytes.

Typical

27

TABLE 2

GDC INSTRUCTION SET
Video Control Commands
1.

RESET:

2.

VSYNC:

3.

CCHAR:

Resets the GDC to its idle state and
specifies the video display format.
Selects master or slave video
synchronization mode.
Specifies the cursor and character row
heights.

Display Control Commands
l .

START·

2.

ZOOM:

3.

CURS·

4.

PRAM:

5.

PITCH:

Starts the display scanning process.
Specifies zoom factors for the display
and graphics character writing.
Sets the position of the cursor in
display memory.
Defines starting addresses and lengths of
the display areas and specifies the eight
bytes for the graphics character.
Specifies the width of the X dimension of
display memory.

Drawing Control Commands
l .

WOAT:

2.
3.

MASK:

FIGS:

4.

FIGO:

5.

G1CH RD:

Writes data words or bytes into display
memory.
Sets the mask register contents.
Specifies the parameters for the drawing
processor.
Draws the figure as specified above.
Draws the graphics character into display
memory.

Data Read Commands
1.
2.

3.

ROAT:
CURD:

LPRD:

Reads data words or bytes from display
memory.
Reads the cursor position.
Reads the light pen address.

OMA Control Commands
l •
2.

DMA R:

DMAW:

Requests a OMA read transfer.
Requests a OMA write transfer.
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parameters include figure type, such as arc, circle,
line, or rectangle; drawing direction; and figure
dimensions such as angle, radius, or x-y lengths.
Refer to Figure 10 for typical FIGS command sequence.
The drawing processor algorithms and architecture are
designed to optimize drawing speed.
The GDC can draw any graphic character into
Display Memory which can be defined by an eight by
eight pixel pattern.

The host system controls the

character set by initializing the GDC with a PRAM
command before drawing each character.

The PRAM

command sequence contains eight bytes of pixel information which defines the character to to be drawn.
Refer to Figure 11 for typical PRAM command sequence.
The GDC supports hardware Zoom of the display as
previously described.

It can also generate magnified

graphic characters dur·ng character drawing operations.
Graphic characters can be rotated in any number of 45°
angle segments.

Graphic figures can be rotated to any

angle.
The GDC generates all basic video and memory
timing and control signals which the GFG uses in
generating controls for the TGDC.

The host system can

program the GDC to generate any display format desired
(example: 640 pixels by 480 lines).

The TGDC will
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support both interlaced and non-interlaced displays.
The GDC generates all required timing and address
signals needed to handle refreshing the dynamic rams
used in the Display Memory.

CHAPTER III
SOFTWARE ASPECTS
The development of graphics software which is
"ndependent of the characteristics of the processing
hardware has been greatly aided by ACM Special Interest
Group on Computer Graphics (SIGGRAPH) development of
the CORE standards.

Standardization is particularly

crucial in graphics because the software which handles

the interactive events and computes geometric relations
is often more complicated to develop and maintain than

non-graphics software.

This is in part due to the fact

that effective use of high performance graphics hardware often intertw1nes device dependent characteristics

with the particular application.

Without standardiza-

tion, graphics software often requires complete redesign
for each new application or each time

~ew

graphics

hardware is used.
Basing the design of application graphics display software on the CORE standard assures development
of modules which can be applied to a wide variety of
applications.

Partitioning software according to the

CORE standard is useful

for isolating and identifying
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application or device specific areas requiring new
design.

It

ls

also useful for determining allocation

of graphic functions between hardware and software in
designing environments for special devices such as the
Nippon Electric Company µP7220 GDC chip.

In addition

to its utility in the design phase, a CORE based system
can be easily interfaced with the grow1ng number of
CORE based commercial packages and public domain software appearing in graphic journals.
The ultimate output of any graphic system is
a drawing or its equivalent.

The input is geometric

data and specifications of geometric transformations
on that data.

The CORE system achieves the important

goal of device independence by clearly separating
domains of geometric data, each characterized by the
type of operat1on which can be performed in it.
Figure 12 illustrates these domains.
At the lowest leve

s the physical screen upon

which graphics are displayed.

This is the level where

the inputs are device independent primitives.

The CORE

system primitives include lines, characters, and
graphic figures such as circles.

While these are the

basic building blocks from which a graphic device
constructs a picture, the CORE system carefully defines
them in world coordinates.

This assures device
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independence by allowing the device driver software to
transform coordinates to the particular display device.

Primitives may include attributes which may be regarded
as flags which are set when the primitive is defined.
Certain attributes might not be supported on certain
display systems.

In such cases, the device driver

would ignore those attributes.

The CORE system primi-

tives and their associated attributes are listed in
Table 3.

The device driver for a CRT monitor could

make direct use of the GDC instruction set to handle

all of the CORE primitives.

It is also at this level

that graphics systems which have hardware pixel
processing show their performance advantage.

Device

drivers which are not supported by hardware pixel
processing must perform the pixel by pixel calculations
via software routines.
The concept of graphics primitives identifies
the basic operations of graphics software with operations which are natural to graphic devices while
preserving device independence.

This permits the

structured design of software in a hierarchy which
separates distinct functions and thereby maximizes
portability, maintainability, and clarity.
illustrates the levels of this hierarchy.

Figure 13
The keyed

borders of the symbols represent permitted interfaces

36

APPLICATIONS
PROGRAM
ONE

APPLICATIONS
PROGRAM

APPLICATIONS

TWO

THREE

PROGRAM

STANDARD
GRAPHICS

PACKAGE

DEVICE
DRIVER
II

AII

DEVICE
DRIVEH
"B"

DEVICE
'A"

DEVICE
"B"

(PLOTIER)

Figure 13.

(TGDC}

DEVICE
DRIVER
II

c

II

DEVICE

"en

{OTHER)

CORE graphic software partitioning.

37

between adjacent levels.

At the highest level, the

applications program determines the flow of interactive
events~

evoking the standard graphics package at the

next level down.

Below this level are the device

drivers which are software modules which take inputs
from the standard graphics package.

These inputs are

the standard device independent primitives.

These

devices are responsible for determining how to interpret attributes and for generating inputs to the
specific device supported.

The important concept here

is that the same standard graphics package output
(primitives and attributes) can be input to any device
driver module.
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TABLE 3
GRAPHICS PRIMITIVES AND ATTRIBUTES

PRIMITIVE

ATTRIBUTES

Line

Color
Intensity
Thickness
Style· Solid, dashed, dotted

Character String

Quality (Precision): High,
Medium, Low
Font
Color
Intensity
Size
Gap
Path
Justification
Base
Plane
Margin

Marker (Symbol)

Symbol number
Color
Intensity
Thickness
Style: Solid, dashed, dotted

GRAPHICS PRIMITIVES:

(Same attributes as for Line)

Polyline

Circle
Arc
Ellipse

CHAPTER IV

CONCLUSION
The goal of this research project was to define
and develop a graphics display system which would exhibit
a high performance to cost ratio.

To achieve the high

level of performance desired, required the use of a VLSI
graphics figure generator to perform the pixel-by-pixel
calculation.

This single VLSI component allows the TGDC

to achieve a pixel calculation speed which could previously only be found in systems employing dedicated bit
slice type processors.

The 800nS per pixel calculation

time is at least an order of magnitude better than
normally achieved via software.
The use of the VLSI processor and the use of
64 Kbit ram in conjunction with a novel Display Memory
design allows the TGDC to be implemented on a single
board.

This reduced component count and the single

board implementation allow the TGDC to achieve a
relatively low cost figure.
The TGDC compares very favorably when compared
to commercially available system in both cost and size.
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Comparable systems require from two to five similarly
sized boards with a correspondingly higher cost.
The final point made is that a truly efficient
overal l system requires both efficient hardware and
software.

The use of a highly structured approach to

software design suc h as that suggested by the CORE
standard greatly aids the generation of efficient
software.
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